By Topic

A low-power 18-GHz dual-injection-locked frequency divider in 65-nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Dong Huang ; Department of Electronic Science and Technology, University of Science and Technology of China, Hefei, China ; Shengxi Diao ; Peng Wei ; Fujiang Lin

In this paper, an 18-GHz dual-injection locked frequency divider (ILFD) is presented. In order to decrease the complexity of PLL design, the dual-ILFD doesn't adopt a frequency adjustment scheme but achieves a large locking range due to fully utilizing the voltage and current injection of the input signal. This ILFD is implemented in SMIC 65nm CMOS technology and consumes 1.8mW from a 1.2V voltage supply excluding buffers and biasing circuits. The core area is 0.35mm× 0.73mm. The measured locking range is 13.3GHz~18.4GHz with 0dBm input power.

Published in:

Millimeter Waves (GSMM), 2012 5th Global Symposium on

Date of Conference:

27-30 May 2012