By Topic

Software techniques in ADA for high-level hardware descriptions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Ghosh, S. ; AT&T Bell Labs., Murray Hill, NJ, USA

An analysis is presented of the software techniques in Ada that are related to a high-level hardware description of digital designs and a distributed simulator, and a selected few are proposed as most appropriate. The proposed techniques have been verified in RDV, an experimental rule-based design verifier at Stanford University. Centralized and distributed scheduling techniques are also presented; the latter are proposed as an approach that may constitute a distributed verifier and potentially execute faster on multiprocessor architecture. Also proposed is a new concept, dynamic multilevel simulation or zooming, that solves the problem of inefficiency associated with the conventional static multilevel simulation approaches.

Published in:

Circuits and Devices Magazine, IEEE  (Volume:2 ,  Issue: 2 )