Referenced Items are not available for this document.
An efficient implementation of the linear Finite Impulse Response (FIR) Filter has been performed over the Texas Instrument (TI) TMS320C6416 fixed point Digital Signal Processor (DSP) platform. The implementation fully exploits the pipelined architecture of the processor along with the circular buffering to gain the speed factor of 7 times than the reference approach hence making this more suitable for high speed real-time signal processing applications involving tap delay line (TDL) model.
Published in:
Information Science, Signal Processing and their Applications (ISSPA), 2012 11th International Conference on
Date of Conference: 2-5 July 2012
- Page(s):
- 645 - 649
- E-ISBN :
- 978-1-4673-0380-4
- Print ISBN:
- 978-1-4673-0381-1
- INSPEC Accession Number:
- 13033462
- Conference Location :
- Montreal, QC
- Digital Object Identifier :
- 10.1109/ISSPA.2012.6310632
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
