By Topic

An object-oriented parallel logic simulation algorithm on complier and sorting

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Wang Xinbian ; Ningbo Dahongying Univ., Ningbo, China ; Tang Huijun ; Xu Ying ; He Genwang

The object-oriented parallel logic simulation algorithm based on complier and sort are studied in this paper. The hardware description languages are multi-level, multi-field and standardization which proposed through the analysis of the simulation method in the existing digital systems. A digital system is described by VHDL language. The two scan VHDL source code, the compiler generates intermediate data structure are loosely coupled parallel system of workstation cluster (COW) system. The environment for parallel simulation algorithm with digital system establishment, classification, steps and synchronous communication realization is discussed beneficially.

Published in:

Computer Science and Information Processing (CSIP), 2012 International Conference on

Date of Conference:

24-26 Aug. 2012