By Topic

Electrical diagnosis of temperature-dependent global clock failures using probeless isolation and pattern commonality analysis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Yang Jing ; Xilinx Asia Pacific Pte Ltd, 5 Changi Business Park Vista, Singapore 486040 ; Chow Yew Meng ; Michael Tagala Reyes ; Johney Ou Yang
more authors

Global clocks are a dedicated network of interconnect specifically designed to reach all clock inputs to the various resources in an FPGA. These networks are designed to have low skew and low duty cycle distortion, low power, and improved jitter tolerance. They are also designed to support very high frequency signals. Faults in global clocks are very hard to isolate because it runs across the die. Furthermore, temperature-dependent clock failures make it more complex to analyze because of intermittency. Conventional failure analysis techniques such as OBIRCH/TIVA and photon emission analysis cannot be used to localize the failure because of the low power nature of global clocks. In this investigation, a combination of temperature-dependent probeless fault isolation and pattern analysis has been utilized in the analysis of global clock failures. We will illustrate how information from conventional techniques and new innovative techniques can lead to successful root cause analysis of the failure mechanism. It is for this purpose that the detailed electrical fault isolation in combination with pattern analysis was used during the characterization of failure mechanism in this study. Other techniques utilized were frontside parallel lapping and FIB cross-sectioning FA techniques to physically expose the defect in the failing region.

Published in:

Physical and Failure Analysis of Integrated Circuits (IPFA), 2012 19th IEEE International Symposium on the

Date of Conference:

2-6 July 2012