By Topic

Multilevel SVPWM With DC-Link Capacitor Voltage Balancing Control for Diode-Clamped Multilevel Converter Based STATCOM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Zeliang Shu ; Key Laboratory of Magnetic Suspension Technology and Maglev Vehicle, School of Electrical Engineering, Ministry of Education, Southwest Jiaotong University, Chengdu, China ; Na Ding ; Jie Chen ; HaiFeng Zhu
more authors

In this paper, a space vector pulsewidth modulation (PWM) (SVPWM) algorithm is proposed, which is in α'β' frame with dc-link capacitor voltage equalization for diode-clamped multilevel converters (DCMCs). The α'β' frame is a coordinate system similar to the αβ frame. In this frame, some original complex calculations are substituted by integer additions, integer subtractions, truncations, etc. It brings the time and area efficiency to fixed-point digital realization, particularly for the application in a field-programmable gate array. Meanwhile, a minimum energy property of multiple dc-link capacitors is applied as the basic principle for voltage equalization based on a capacitor current prediction algorithm. By evaluating the redundant vectors in each pulse dwelling period, the balancing algorithm chooses an optimal vector, generates the optimal PWM signals, and sustains the voltage stability. After that, an arbitrary multilevel SVPWM intellectual property core is designed and analyzed in the α'β' frame. At the end of this paper, a five-level DCMC-based static synchronous compensator is built and tested. The experimental results verify the balancing algorithm and the system steady-state and dynamic performances.

Published in:

IEEE Transactions on Industrial Electronics  (Volume:60 ,  Issue: 5 )