Close category search window
 

A Closed-Form Analytical Transient Response Model for On-Chip Distortionless Interconnect

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Liu, T.C. ; Sch. of Comput. & Inf. Eng., Peking Univ., Shenzhen, China ; Kuo, J.B. ; Shengdong Zhang

This paper presents a closed-form analytical transient response model for an on-chip distortionless interconnect considering resistance/capacitance loads via solving a semi-infinite transmission line equation. As verified by the simulation results, this transient response model has high accuracy, which could be used to derive the characteristics of the transmitted signal for facilitating the design of the distortionless interconnect. Based on the model, the steady-state output voltage and the delay related to the interconnect have been analyzed.

Published in:
Electron Devices, IEEE Transactions on  (Volume:59 ,  Issue: 12 )

Date of Publication: Dec. 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.