By Topic

A Power Analysis Resistant DES Cryptographic Algorithm and Its Hardware Design

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Li Jie ; Nat. ASIC Syst. Eng. Center, Southeast Univ., Nanjing, China ; Lv Yuxiang ; Sun Huafang ; Shan Weiwei

To deal with the threat of power analysis to encryption device, a new power analysis resistant DES algorithm architecture is proposed, which is combined with "asymmetric" mask technique. And its digital hardware circuit is designed. Then its power analysis attack resistant ability is tested. Compared with non-protected DES, using nearly 5 times larger samples and attack time, the key of the proposed DES still cannot be gained through correlation power analysis. Experiment results show that the designed DES algorithm has a certain anti power analysis effect.

Published in:

Digital Manufacturing and Automation (ICDMA), 2012 Third International Conference on

Date of Conference:

July 31 2012-Aug. 2 2012