Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Instruction Set Architecture Extensions for a Dynamic Task Scheduling Unit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Arnold, O. ; Dept. of Mobile Commun. Syst., Dresden Univ. of Technol., Dresden, Germany ; Noethen, B. ; Fettweis, G.

In this paper a heterogeneous Multiprocessor System on-Chip (MPSoC) is controlled by a dynamic task scheduling unit called Core Manager. The instruction set architecture of this unit is extended to improve performance for dynamic data dependency checking, task scheduling, processing element (PE) allocation and data transfer management. In order to analyze and compare different implementations and trade-offs a tool flow was developed. Area and timing results are provided as well. A significant performance improvement can be shown for all parts of the Core Manager.

Published in:

VLSI (ISVLSI), 2012 IEEE Computer Society Annual Symposium on

Date of Conference:

19-21 Aug. 2012