By Topic

A high voltage-gain GaAs vertical field-effect transistor with an InGaAs/GaAs planar-doped barrier launcher

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Won, Y.H. ; Sch. of Electr. Eng., Cornell Univ., Ithaca, NY, USA ; Yamasaki, K. ; Daniels-Race, Theda ; Tasker, P.J.
more authors

A high voltage-gain GaAs vertical field-effect transistor (VFET) with an InGaAs-GaAs pseudomorphic planar-doped barrier (PDB) launcher is described. The pseudomorphic structure, which includes a small amount of indium in the launcher, was grown by molecular beam epitaxy (MBE). Fabricated transistors, with good pinch-off characteristics (gate threshold voltage of -1.6 V), have exhibited DC open-drain voltage gains of up to 50 at 77 K. This high voltage gain results from the combination of high transconductances and low output conductances. The former are attributed to velocity enhancement by hot-electron injection, and the latter are attributed to the suppression of electron spillover by energy band discontinuity at the heterointerface between the launcher and the channel.<>

Published in:

Electron Device Letters, IEEE  (Volume:11 ,  Issue: 9 )