Performance of Streaming SIMD Extensions Instructions for the FDTD Computation

The utilization of vector-arithmetic logic units is a promising way to speed up FDTD computations from the viewpoint of hardware acceleration. This paper studies how a streaming SIMD extensions (SSE) implementation can be effi ciently developed, and the situation where SSE is benefi cial for FDTD computations.