By Topic

A low-power low-area architecture design for distributed arithmetic (DA) unit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
S. F. Ghamkhari ; Shahed University, School of Engineering, Shahed University of Tehran, Iran ; M. B. Ghaznavi-Ghoushchi

In this paper an improved DA architecture is proposed. In the proposed DA, the high power consumption adder units are relocated in the system to lower the switching activity and total power. The proposed DA exploits the circuit activity and the adder units are only used just in minimum states. The designed DA is a run-time reconfigurable. The design is verified, and simulation results via 2-phase power calculations based on forward synthesis invariant approach and back ward synthesis oriented activity approach is used to calculate the power and area of the proposed DA and all known counterparts. In the experimental results on 180n CMOS ASIC synthesis the maximum clock of 180 MHz is achieved. In the 5-tape FIR filter implementation of our proposed DA with clock gating enabled and best known LUT Less2, the dynamic power and area improvements are 39.76% and 16.35% respectively.

Published in:

20th Iranian Conference on Electrical Engineering (ICEE2012)

Date of Conference:

15-17 May 2012