By Topic

A 126.9–132.4GHz wide-locking low-power frequency-quadrupled phase-locked loop in 130nm SiGe BiCMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yang Lin ; Department of Electrical and Computer Engineering, University of Maine, Orono, 04469, USA ; David E. Kotecki

This paper explores a common-emitter buffer-based frequency multiplier which can be applied to the phase-locked loop (PLL) to boost the overall output frequency and locking range by locking the PLL in a lower fundamental frequency and then multiplying the fundamental frequency to a higher output frequency. An integer PLL with a frequency quadrupler is designed to verify this technique in 130nm SiGe BiCMOS technology. The post-layout simulation shows this D-band (110-170GHz) PLL has a wide locking range from 126.9 to 132.4GHz. The output power into a 50Ω load is -30dBm. The total power consumption is approximately 16.95mW. The PLL phase noise at 1MHz offset frequency is -66dBc/Hz. Its settling time is ~2μs. The microchip area is 850μm×760μm.

Published in:

2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)

Date of Conference:

5-8 Aug. 2012