By Topic

Digital circuit design for robust ultra-low-power cell library using optimum fingers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ran Liao ; Department of Electrical and Computer Engineering, Oklahoma State University, Stillwater, 74078, USA ; Chriswell Hutchens

This paper presents a design methodology considering both INWE (Inverse-Narrow-Width-Effect) and RSCE (Reverse-Short-Channel-Effect) by sizing transistor's width and length accordingly to achieve close-to-most energy-efficient digital circuit design. By using a fitted and modified INWE-aware, RSCE-aware and variation-aware model, fast estimation of width, length and nf for optimum finger can be obtained. Using such method, EDP (Energy-Delay Product) optimized gates for low-power cell library in a commercial 180nm CMOS process are developed. The proposed finger-based gates have the FO4 Delay and EDP reduced by 44%~72% and 31%~76% respectively compared with conventionally sized library gates.

Published in:

2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS)

Date of Conference:

5-8 Aug. 2012