Corrections to “Copper Anisotropy Effects in Three-Dimensional Integrated Circuits Using Through-Silicon Vias” [Jun 12 225-232]

In the above titled paper (ibid., vol. 12, no. 2, pp. 225-232, June 2012), Fig. 1 did not appear correctly. The corrected Fig. 1 is presented here.