Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

A variable length coding ASIC chip for HDTV video encoders

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jin-Young Yang ; Electron. & Telecommun. Res. Inst., South Korea ; Youngsun Lee ; Hankyu Lee ; Jinwoong Kim

This paper describes functions and architecture of a VLC ASIC chip specially designed for a parallel processing HDTV video encoder. It is designed to have several operating modes which is very flexible in that it can process in a master or slave sub-picture encoding module of an HDTV encoder, as well as in a stand-alone encoder for several video input formats according to MPEG-2 MP@ML. The VLC chip is fabricated using 0.8 μm CMOS gate array technology, and runs at 27 MHz clock rate

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:43 ,  Issue: 3 )