By Topic

A high speed VLSI architecture of discrete wavelet transform for MPEG-4

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Si Jung Chang ; Dept. of Inf. & Commun. Eng., Chonbuk Nat. Univ., Chonju, South Korea ; Moon Ho Lee ; Ju Yong Park

We present a high speed VLSI architecture of the discrete wavelet transform (DWT) for MPEG-4. We found similarities between the computation results of each octave. By using the similarities, in the proposed architecture, the input data are separated between even and odd, and the two data streams are inputted in parallel. This causes faster discrete wavelet transform operation than other architectures. In conventional architectures, the N-point DWT is computed in N cycles or 2N cycles. Whereas, in the proposed architecture the N-point DWT is computed in N/2 cycles with 100% hardware utilization. Therefore, the proposed architecture can be applied in the MPEG-4 standard, image transmission in wireless networks and digital signal processing which require high speed processing

Published in:

Consumer Electronics, IEEE Transactions on  (Volume:43 ,  Issue: 3 )