A comment on "An analytical model for designing memory hierarchies" | IEEE Journals & Magazine | IEEE Xplore