By Topic

SITAR-an efficient 3-D simulator for optimization of nonplanar trench structures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bergner, W. ; Siemens AG, Munchen, West Germany ; Kircher, Roland

A 3-D device simulator which allows the investigation of the electrical behavior of nonplanar trench-type device structures is presented. It has been used to analyze leakage due to punchthrough between neighboring trench capacitors, depending on geometry and doping profiles. Using an analytical model to estimate the leakage current and a completely vectorized solution algorithm for all three semiconductor equations, the program proved to be a very efficient tool for optimizing the cell size of 4- and 16-Mb DRAMs

Published in:

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on  (Volume:9 ,  Issue: 11 )