By Topic

LDGR: An efficient load-balancing inter Dimension Group Routing selection strategy in on-chip networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Li Bingzhe ; Dept. of Comput. Sci. & Eng., Northwestern Polytech. Univ., Xi''an, China ; Zhu Yi'an ; Duan Junhua ; Zhao Zuo

Load balance is critical to the performance of adaptive routing algorithm for on-chip interconnection networks. Load Balance is mainly depended on the algorithm's selection strategy which is employed when the algorithm's routing function returns more than one admissible output ports. Existing selection strategies use local congestion metrics to make a port selection decision while ignore the global congestion condition, thus results in sub-optimal selections. In this paper, we propose an efficient Load-balancing inter Dimension Group Routing selection strategy (LDGR) in on-chip networks. The proposed selection strategy takes into account the neighbor's free VC count when make a routing decision. LDGR can achieve load balance over a wider area beyond local area by balancing the load of both X dimension link group and Y dimension link group. The evaluation result indicates that the proposed method outperforms local selection strategy in throughput about 13.4% on average under synthetic traffics patterns on 8×8 mesh topology.

Published in:

Computer Science and Automation Engineering (CSAE), 2012 IEEE International Conference on  (Volume:3 )

Date of Conference:

25-27 May 2012