By Topic

Architectural Characterization and Code Compression in Embedded Processors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Dias, W.R.A. ; Univ. Fed. do Amazonas (UFAM), Manaus, Brazil ; Moreno, E.D. ; da S Barreto, R.

This paper presents an architectural analysis of three processors RISC of 32 bits such as: ARM, PowerPC and XScale, used very in embedded systems. Simulation with the SimpleScalar tool was carried through on programs of the MiBench (a benchmark for embedded systems). The experiments show the number of instructions executed, the simulation time (in seconds and processor cycles), issuance of cycles per instruction (CPI) and the percentage of losses in the cache (miss rate) of data and instructions, emphasizing the impact of compression coding of the instructions of the benchmark using the Huffman algorithm, which was around 34% (compression software) for embedded applications, and also compared with an IP core for code compression described in VHDL and prototyped on an FPGA, that showed similar taxes of compression to the Huffman in software, being then of the 32% order (compression in the hardware).

Published in:

Latin America Transactions, IEEE (Revista IEEE America Latina)  (Volume:10 ,  Issue: 4 )