By Topic

60 GHz CMOS power amplifier with Psat of 11.4 dBm and PAE of 15.8%

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chang, J.N. ; Dept. of Electr. Eng., Nat. Chi Nan Univ., Puli, Taiwan ; Lin, Y.S.

A 60 GHz power amplifier (PA) for a direct-conversion transceiver using standard 90 nm CMOS technology is reported. The PA comprises three cascaded common-source stages with inductive load and inter-stage matching. To increase the saturated output power (Psat) and power-added efficiency (PAE), the output stage adopts a two-way power dividing and combining architecture. Instead of the area-consumed Wilkinson power divider and combiner, a miniature low-loss LC power divider and a combiner are used. This in turn results in further Psat and PAE enhancement. Over the 57-64-GHz band of interest, the PA consumes 44.4-mW and achieves a power gain (S21) of 12.04±1 dB. At 60 GHz, the PA achieves Psat of 11.4 mW and a maximum PAE of 15.8%. To the authors knowledge, this is the best PAE ever reported for a 60 GHz CMOS PA. These results demonstrate the proposed PA architecture is very promising for 60 GHz short-range communication systems.

Published in:

Electronics Letters  (Volume:48 ,  Issue: 17 )