By Topic

Low power 10-transistor full adder design based on degenerate pass transistor logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Jin-Fa Lin ; Dept. of Inf. & Comm. Eng., Nat. Chung-Hsing Univ., Taichung, Taiwan ; Yin-Tsung Hwang ; Ming-Hwa Sheu

A low power, low complexity full adder design based on degenerate pass transistor logic (PTL) is described. The design kernel is a logically degenerate 5-transistor XOR-XNOR module supporting complementary outputs. In spite of the logic deficiency, this module functions properly in the context of full adder applications. The threshold loss problem common in most PTL designs can be alleviated due to the availability of complementary control signals. Combining this module with multiplexing modules, a novel full adder design using as few as 10 transistors us derived. The proposed full adder design features the least output signal degradation and the smallest Vdd operations against other 10-T counterpart designs. The performance edges in speed, power and power-delay product are also proved via post layout simulations.

Published in:

2012 IEEE International Symposium on Circuits and Systems

Date of Conference:

20-23 May 2012