By Topic

Full-custom design of low leakage data preserving ground gated 6T SRAM cells to facilitate single-ended write operations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Hailong Jiao ; Dept. of Electron. & Comput. Eng., Hong Kong Univ. of Sci. & Technol., Kowloon, China ; Kursun, V.

An asymmetrically ground-gated six-transistor (6T) SRAM circuit is presented in this paper for providing a low leakage data preserving SLEEP mode. By employing multiple write assist techniques, the write margin is enhanced by up to 2.73x and the write access time is reduced by up to 57.45% as compared with a previously published asymmetrically ground-gated 6T SRAM circuit in a TSMC 65nm CMOS technology. Furthermore, the new ground-gated 6T memory circuit enhances the data stability by 2.09x and reduces the leakage power consumption by 58.55% as compared to a ground-gated memory array with conventional 6T SRAM cells. A design methodology is presented to optimize the asymmetrically ground-gated 6T SRAM circuits for achieving the highest overall electrical quality.

Published in:

Circuits and Systems (ISCAS), 2012 IEEE International Symposium on

Date of Conference:

20-23 May 2012