By Topic

A Low-Output-Noise Multistage Shift Register Using Tin Dioxide Nanowire Transistors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Seong-Jin Ahn ; Dept. of Inf. Display Eng., Hanyang Univ., Seoul, South Korea ; Jin-Seong Kang ; Hai-Jung In ; Sanghyun Ju
more authors

A multistage shift register using the parallel connection technique of n-channel nanowire transistors for low output noise is proposed. The proposed circuit decreases the output noise by eliminating the direct connection of the clock signal to the gate of the pull-down transistor of the output stage. Measured results show that the output noise of the proposed circuit is under 0.16 V when the input voltage is 5.0 V and the operating frequency of the proposed circuit is 900 Hz at the capacitive load of 150 pF. The maximum operating frequency of the proposed circuit at the loading condition of the wide-video-graphic-array resolution can be up to 46 kHz.

Published in:

Electron Device Letters, IEEE  (Volume:33 ,  Issue: 10 )