By Topic

Deadlock-free routing algorithms for 3-dimension Networks-on-Chip with reduced vertical channel density topologies

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Haoyuan Ying ; Integrated Electron. Syst. Lab., Darmstadt Univ. of Technol., Darmstadt, Germany ; Jaiswal, A. ; Hofmann, K.

3D ICs have emerged as promising solution for scalability, power consumption and performance demands of next generation Systems-on-Chip (SoCs). Along with the advantages, it also imposes lots of challenges in terms of cost, technological reliability, power, thermal budget and so forth. Networks-on-chip (NoCs), which is thoroughly investigated in 2D SoC design as scalable interconnects, is also well relevant to 3D IC Design. The cost of moving from 2D to 3D for any application should be justified with improvements in performance, power, latency and the utilization of Through-Silicon-Via (TSV). In this paper, we present two generalized routing algorithms for different reduced vertical channel density topologies, which can maintain the performance of the NoC and critically improve the utilization of TSV. The experiments for simulation were done in SystemC-RTL which can achieve more flexibility and maintain the cycle accuracy. From the experimental results in aspects of execution time, average throughput, system interconnect and TSV energy consumption, and TSV utilization, 50% vertical channel density topologies achieved the best trade-off for the given constrains.

Published in:

High Performance Computing and Simulation (HPCS), 2012 International Conference on

Date of Conference:

2-6 July 2012