Referenced Items are not available for this document.
Three-dimensional (3-D) integration technology dramatically increases the memory bandwidth by stacking memory directly on the top of a processor. This paper proposes a stream buffer based adaptive prefetching scheme to exploit the massive memory bandwidth provided by 3-D integration technology. Performance simulation results show that the proposed stream buffer based adaptive prefetching scheme with a 16KB cache can achieve the performance improvement over the L2 cache with the capacity of 256KB and 512KB about 15% and 14% respectively.
Published in:
3D Systems Integration Conference (3DIC), 2011 IEEE International
Date of Conference: Jan. 31 2012-Feb. 2 2012
- Page(s):
- 1 - 5
- Print ISBN:
- 978-1-4673-2189-1
- INSPEC Accession Number:
- 12943953
- Conference Location :
- Osaka
- Digital Object Identifier :
- 10.1109/3DIC.2012.6263038
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
