By Topic

TSV reduction in homogeneous 3D FPGAs by logic resource and input pad replication

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Seyyed Hasan Moallempour ; Department of Computer Engineering and IT, Amirkabir University of Technology, 424 Hafez Ave, Tehran, Iran ; Seyyed Ahmad Razavi ; Morteza Saheb Zamani

One of the major challenges in the process of three-dimensional integrated circuit fabrication is the manufacturing of through silicon vias (TSV). These TSVs compared with other connection elements require high manufacturing costs as well as large silicon area. In this paper, replication technique has been used to reduce the number of TSVs in 3D FPGAs. Replication is implemented for circuit input pads and logic blocks. Experimental results over 20 MCNC benchmarks show 33% and 20% reduction in the number of TSVs and delay on average, respectively, at the cost of 3% more logic blocks and 3% more input pads that they place in the unused resources of FPGA.

Published in:

3D Systems Integration Conference (3DIC), 2011 IEEE International

Date of Conference:

Jan. 31 2012-Feb. 2 2012