Cart (Loading....) | Create Account
Close category search window
 

Effect of planarity on the 3D integration in 3-D integrated CMOS image sensor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

9 Author(s)
Nam Hee Kwon ; Dept. of Nano Bio & Energy Eng., Chungang Univ., Seoul, South Korea ; Hong, S.M. ; Yong-Won Cha ; Sun Jae Lee
more authors

In this work, some of the tradeoffs that need to be considered in optimizing a back-illuminated (BSI) sensor were described. The manufacturing feasibility of a BSI CMOS image sensor was demonstrated and compared between the front-illuminated (FSI) and back-illuminated (BSI) versions of the sensor with the same fabrication process. 3D integration processes were evaluated to get stable performance of BSI CMOS image sensor.The broadband quantum efficiency (81% for BSI) improved 2.7 times over FSI sensitivity.

Published in:

3D Systems Integration Conference (3DIC), 2011 IEEE International

Date of Conference:

Jan. 31 2012-Feb. 2 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.