By Topic

PDN impedance analysis of TSV-decoupling capacitor embedded Silicon interposer for 3D-integrated CMOS image sensor system

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

12 Author(s)
Kikuchi, K. ; Nat. Inst. of Adv. Ind. Sci. & Technol. (AIST), NeRI, Tsukuba, Japan ; Ueda, C. ; Fujii, F. ; Akiyama, Y.
more authors

We have proposed to use the electrostatic capacitance of through-silicon-vias (TSV) in the silicon interposer as the decoupling capacitor. Because the electrostatic capacity of the TSV acts as a decoupling capacitor, it is enabled to decrease the power distribution network (PDN) impedance. Therefore, the dependency to the PDN impedance in the effect of the layout and the shape of the TSV capacitor was analyzed. By introducing the 3-D electromagnetic field simulator, precise PDN impedance analysis was carried out. As a result, TSV functions enough as a decoupling capacitor. PDN impedance of the silicon inter-poser with TSV-decoupling capacitor decrease compared with that of the silicon interposer without TSV. Especially, PDN impedance of the silicon interposer with 200-micrometer pitch TSVs shows PDN impedance without the resonance peak from the low-frequency region to the high frequency area.

Published in:

3D Systems Integration Conference (3DIC), 2011 IEEE International

Date of Conference:

Jan. 31 2012-Feb. 2 2012