By Topic

A single inductor approach to the design of low-voltage CMOS MB-OFDM UWB frequency synthesizer

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Wei Li ; Department of Electronic Engineering, The Chinese University of Hong Kong, Hong Kong ; Cheng, Kwok-Keung M.

This paper presents the design of a low-voltage frequency synthesizer for Mode-1 MB-OFDM UWB applications. The proposed approach features a new system architecture and circuit implementation with reduced number of on-chip inductors, silicon area and power consumption. The synthesizer is fabricated in a 0.18-µm RF CMOS process, with the measured phase noise level of −119.4 dBc/Hz at 10 MHz offset from carrier (4.488 GHz) and sideband suppression of better than 43.7dBc. This chip occupies a core area of 1.2 × 0.35 mm2 and consumes 29.6 mW from a 1.2V power supply.

Published in:

Microwave Symposium Digest (MTT), 2012 IEEE MTT-S International

Date of Conference:

17-22 June 2012