By Topic

Silicon interconnect-a critical factor in device thermal management

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Witzman, S. ; Bell Northern Res., Ottawa, Ont., Canada ; Smith, K. ; Metelski, G.

The analytical and experimental methodologies for studying silicon device degradation under electrothermal stress are investigated. The experimental data support the assumption that the thermally induced stress due to power cycling and power surges is a major cause of device degradation. The analytical models point out the large impact that low-thermal diffusivity layers (solder or epoxy), located near the heat source (the thermal junction), have in the acceleration of fatigue phenomena. Crack initiation and propagation in die attach layers due to stress/strain cycles is shown to be one of the leading factors in degradation of power-cycled devices. The data were accumulated during the investigation of failure mechanisms of solid-state protection devices. From the degradation mechanism they observed, the authors conclude that the correct design or selection of the silicon device interconnect can increase device reliability and allow the device to operate at temperatures up to 125°C without increasing the field failure rate

Published in:

Components, Hybrids, and Manufacturing Technology, IEEE Transactions on  (Volume:13 ,  Issue: 4 )