Scheduled System Maintenance on May 29th, 2015:
IEEE Xplore will be upgraded between 11:00 AM and 10:00 PM EDT. During this time there may be intermittent impact on performance. We apologize for any inconvenience.
By Topic

Reduction of power consumption by using demultiplexer circuitry in ALU designing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Patel, R. ; ECE-Dept., Jaypee Univ. of Inf. Technol., Solan, India ; Agarwal, N. ; Agarwal, A.

A general concern in VLSI design is power efficiency. It is indeed very obvious that battery operated equipment, such as handheld cellular phones, laptop computers etc. impose stringent limits on the acceptable power dissipation. The power dissipation of CMOS circuits is determined at different levels. On the system/architecture level, pipelining, replication, retiming, and bit-serial operation can result in power savings [1]. Moreover, new technologies with smaller feature sizes and lower supply voltages contribute to lowering power dissipation. In this paper author used an extra circuitry that is demultiplexer and an ALU design to explain the concept of reducing power consumption. The technique that author has used in this paper is also applicable for other designs like processor or any other real time process designing.

Published in:

Emerging Trends in Networks and Computer Communications (ETNCC), 2011 International Conference on

Date of Conference:

22-24 April 2011