By Topic

Minimization of memory access overhead for multidimensional DSP applications via multilevel partitioning and scheduling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Wang, J.Q. ; Dept. of Comput. Sci., Notre Dame Univ., IN, USA ; Sha, E.H.-M. ; Passos, N.L.

Massive uniform nested loops are broadly used in multidimensional digital signal processing (DSP) applications. Due to the large amount of data handled by such applications, the optimization of data accesses by fully utilizing the local memory and minimizing communication overhead is important in order to improve the overall system performance. Most of the traditional partition strategies do not consider the effect of data access on the computational performance. In this paper, a multilevel partitioning method, based on a static data scheduling technique known as carrot-hole data scheduling, is proposed to control the data traffic between different levels of memory. Based on this data schedule, optimal partition vector, scheduling vector and the partition size are chosen in such a way to minimize communication overhead. Nonhomogeneous size partitions are the final result of the partition scheme which produces a significant performance improvement. Experiments show that by using this technique, local memory misses are significantly reduced as compared to results obtained from traditional methods. This method can be used in application specific DSP system design and compiler for DSP processors

Published in:

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on  (Volume:44 ,  Issue: 9 )