By Topic

Novel approaches of wafer level packaging for MEMS devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Cheng-Hsiang Liu ; Siliconware Precision Ind. Co., Ltd. (SPIL), Taichung, Taiwan ; Hong-Da Chang ; Hsin-Yi Liao ; Kuo-Hsiang Li
more authors

Wafer Level Packaging (WLP) has started to shine and played a prominent role in recent years in both semiconductor and Integrated Circuit (IC) field, especially in now thriving Micro-Electro-Mechanical System (MEMS) applications on account of its distinctive operating mechanism and adaptive design variety. In this study, several crucial WLP technologies are disclosed in detail, including Wafer to Wafer (W2W) bonding, wafer level wire bonding, wafer level compound molding and lapping. Simplified and conceptual process flow of MEMS WLP and development approaches are introduced and explained. Furthermore, relevant experimental results and technology characteristics, including glass frit printing and bonding results & shear strength in W2W bonding technology, wire shift & vertical loop height & ball shear & wire pull in wafer level wire bonding technology, Thickness to Thickness Variation (TTV) & wire sweep & warpage in wafer level compound molding technology, have also been extensively demonstrated. After MEMS WLP packaging process, device performance is then determined by the difference of voltage readout with the implementation of Wafer Level Dynamic Test (WLDT) before and after Highly Accelerated Stress Test (HAST), and the wafer device yield is also presented.

Published in:

Electronic Components and Technology Conference (ECTC), 2012 IEEE 62nd

Date of Conference:

May 29 2012-June 1 2012