By Topic

Co-design and optimization of a 256-GB/s 3D IC package with a controller and stacked DRAM

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Secker, D. ; Rambus Inc., Sunnyvale, CA, USA ; Ji, M. ; Wilson, J. ; Best, S.
more authors

This paper presents a double-sided flip-chip package. The package consists of a memory controller on one side of an organic substrate, and 3D-stacked, disaggregated memory chips, integrated with TSVs, on the opposite side. Thermal isolation is one of the key motivations for this configuration. Co-design of all physical layers is required to optimize the integrated 3D package within electrical and manufacturing constraints. Double-sided flip-chip packaging also presents unique challenges in the design of the power delivery network (PDN). A pre-layout design strategy is described, which optimizes the PDN design across 11 power domains to meet stringent impedance targets.

Published in:

Electronic Components and Technology Conference (ECTC), 2012 IEEE 62nd

Date of Conference:

May 29 2012-June 1 2012