By Topic

Effects of on-chip decoupling capacitors and silicon substrate on power distribution networks in TSV-based 3D-ICs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Kiyeong Kim ; Department of Electrical Engineering, KAIST, Daejeon, South Korea ; Jun So Pak ; Hyungdong Lee ; Joungho Kim

To analyze the effects of the on-chip decoupling capacitors (on-chip decaps) and silicon substrate on three-dimensional (3D) stacked on-chip power distribution networks (PDNs) in through silicon via (TSV)-based 3D-ICs, we propose a model for 3D stacked on-chip PDNs that includes the effects of the on-chip decaps and silicon substrate. The model is the RLGC-lumped model based on the segmentation method and scalable equations derived from physical configurations. The model is successfully validated by the 3D EM simulation using CST MWS up to 20 GHz. Using the proposed model, we analyze the effects of the on-chip decaps and silicon substrate on the impedance of 3D stacked on-chip PDNs with respect to variations in the capacitance and position of on-chip decaps, the conductivity of the silicon substrate, and the height between the on-chip PDN and silicon substrate.

Published in:

2012 IEEE 62nd Electronic Components and Technology Conference

Date of Conference:

May 29 2012-June 1 2012