By Topic

Analogously tunable delay line for on-chip measurements with sub-picosecond resolution in 90 nm CMOS

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Schidl, S. ; Inst. of Electrodynamics, Microwave & Circuit Eng., Vienna Univ. of Technol., Vienna, Austria ; Schweiger, K. ; Gaberl, W. ; Zimmermann, H.

An analogously fine-tunable delay line in a standard 90 nm CMOS technology is proposed for use in on-chip measurements of asynchronous digital circuit elements. The implemented delay line achieves a maximum delay of 155 ps together with the possibility to fine and coarse tune the delay. Owing to its truly analogue tuning it can overcome the limitation of the minimum step sizes found in digital controllable delay lines. Performance verification of a produced test chip showed that a timing resolution of sub-picosecond is attained. Therefore the timing resolution of the proposed delay line exceeds that of common digital delay lines.

Published in:

Electronics Letters  (Volume:48 ,  Issue: 15 )