By Topic

Tiempo Asynchronous Circuits System Verilog Modeling Language

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Renaudin, M. ; TIEMPO - SAS, Montbonnot, France ; Fonkoua, A.

This paper describes the System Verilog modeling language developed by Tiempo to design asynchronous circuits. The language enables designers to model, verify and debug asynchronous circuits using standard simulators, viewers and debuggers. The paper first highlights how the concept of communication channel is supported and how System Verilog is used to declare channels and ports, reading and writing ports and testing port's activity. The different memorization semantics associated with channels are addressed. Modeling and designing asynchronous circuit architectures using channels is then presented taking advantage of System Verilog modules and processes. The modeling of distributed and concurrent asynchronous circuits using the concepts defined in Tiempo System Verilog language is then described. An illustrative example shows the efficiency of the language as well as its ease-of-use.

Published in:

Asynchronous Circuits and Systems (ASYNC), 2012 18th IEEE International Symposium on

Date of Conference:

7-9 May 2012