By Topic

System-on-chip design for ultrasonic target detection using split-spectrum processing and neural networks

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Saniie, J. ; Dept. of Electr. & Comput. Eng., Illinois Inst. of Technol., Chicago, IL, USA ; Oruklu, E. ; Sungjoon Yoon

Ultrasonic detection and characterization of targets concealed by scattering noise is remarkably challenging. In this study, a neural network (NN) coupled to split-spectrum processing (SSP) is examined for target echo visibility enhancement using experimental measurements with input signal-to-noise ratio around 0 dB. The SSP-NN target detection system is trainable and consequently is capable of improving the target-to-clutter ratio by an average of 40 dB. The proposed system is exceptionally robust and outperforms the conventional techniques such as minimum, median, average, geometric mean, and polarity threshold detectors. For realtime imaging applications, a field-programmable gate array (FPGA)-based hardware platform is designed for system-onchip (SoC) realization of the SSP-NN target detection system. This platform is a hardware/software co-design system using parallel and pipelined multiplications and additions for highspeed operation and high computational throughput.

Published in:

Ultrasonics, Ferroelectrics, and Frequency Control, IEEE Transactions on  (Volume:59 ,  Issue: 7 )