By Topic

5.8 GHz low-flicker-noise CMOS direct-conversion receiver using deep-n-well vertical-NPN BJT

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Yu-Chih Hsiao ; Dept. of Electr. Eng., Nat. Chiao Tung Univ., Hsinchu, Taiwan ; Chinchun Meng ; Jin-Siang Syu ; Chia-Ling Wang
more authors

This paper demonstrates a 5.8 GHz low-power, low-flicker-noise direct-conversion receiver using deep-n-well vertical-NPN BJT based subharmonic Gilbert mixer. The deep-n-well vertical-NPN BJT is placed in the LO switching core of the bottom-level subharmonic mixer and the input transconductance stage of the subsequent IF VGA. As a result, the flicker noise corner is improved and the noise figure is 9.5 dB at IF=100 kHz. The maximum gain reaches 50 dB in the operated frequency. The total power consumption is 10 mW at 1.8 V supply voltage.

Published in:

Radio Frequency Integrated Circuits Symposium (RFIC), 2012 IEEE

Date of Conference:

17-19 June 2012