Notification:
We are currently experiencing intermittent issues impacting performance. We apologize for the inconvenience.
By Topic

Custom designed CPU architecture based on a hardware scheduler and independent pipeline registers - architecture description

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Dodiu, E. ; Stefan cel Mare Univ., Suceava, Romania ; Gaitan, V.G. ; Graur, A.

In order to assure the Quality of service (QoS) for some real time applications software schedulers tend to raise the OS tick frequency. Most of the times this is not a convenient solution because the imposed additional overhead can lead to a task deadline missing plus an application failure. It is possible to minimize this overhead by performing the task context switch operation in a dedicated hardware component. This paper presents a custom designed architecture with multi pipeline registers and a dedicated hardware scheduler meant to improve context switch and scheduler times compared to traditional software schedulers.

Published in:

MIPRO, 2012 Proceedings of the 35th International Convention

Date of Conference:

21-25 May 2012