By Topic

Limitations of the CVSL driver as voltage level booster for switching capacitors in high-gain charge pumps

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Vinko, D. ; Fac. of Electr. Eng., Dept. of Commun., Josip Juraj Strossmayer Univ. of Osijek, Osijek, Croatia ; Svedek, T. ; Baric, A.

High-gain charge pumps use MOS switches to rearrange the topology of the circuit in the adjacent half periods of the clock signals, which enables the charge pump circuit to achieve high output voltage. The MOS switches must be adequately controlled to enable fast charge transfer while turned “on” and to prevent leakage current while in the “off” state. This paper presents the limitations of the Cascode Voltage Switch Logic (CVSL) circuit as a control circuit for MOS switches. The operation of the CVSL driver is discussed and the negative effects of the capacitive load associated with the CVSL output node are analyzed.

Published in:

MIPRO, 2012 Proceedings of the 35th International Convention

Date of Conference:

21-25 May 2012