By Topic

Logic circuits with high-impedance output state for interconnection of ternary and binary CMOS digital circuits and systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Bundalo, D. ; Fac. of Philos., Univ. of Banja Luka, Banja Luka, Bosnia-Herzegovina ; Bundalo, Z. ; Bundalo, D. ; Pasalic, D.
more authors

Possibilities and principles for interconnection of CMOS ternary circuits and systems with binary common buses in digital circuits and systems are considered and described in the paper. Proposed are circuits with high-impedance output state for interconnection that perform signal conversion from ternary to binary CMOS digital system. General structure and general principle for design of such circuits are shown and described first. Then, the concrete circuit solutions are proposed and described. The circuits with one ternary input and the circuits with any number of ternary inputs are given and described. All proposed circuits were analyzed by computer simulations. All considerations, descriptions and conclusions were confirmed by simulation.

Published in:

MIPRO, 2012 Proceedings of the 35th International Convention

Date of Conference:

21-25 May 2012