By Topic

Analysis on decoupling capacitor placement associated with power and return plane bounce

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Montrose, M.I. ; Montrose Compliance Services, Inc., Montrose, CO, USA

Decoupling capacitors minimize both power and return plane bounce developed in power distribution networks when digital components transition logic states. State changes causes significant current spikes in the power and image rails at every edge time and are sometimes called “ground bounce” or “shoot-through” potentials. If there is insufficient energy storage for both the power and return pins, plane bounce will occur. Which plane bounces depends on system and printed circuit board design and layout, particularly in regard to the location of the signal via escape anti-pads compared to the position of the decoupling capacitors. If plane bounce exceeds voltage tolerance margins, functional operation is not ensured resulting in signal integrity problems as well as development of common-mode electromagnetic interference (EMI). We investigate the magnitude of plane bounce at different locations with multiple components switching simultaneously, both with and without decoupling capacitors.

Published in:

Electromagnetic Compatibility (APEMC), 2012 Asia-Pacific Symposium on

Date of Conference:

21-24 May 2012