By Topic

On-line error detection for tuning dynamic frequency scaling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Mădălin-Ioan Neagu ; Technical University of Cluj-Napoca, Romania ; George Dan Moiş ; Liviu Cristian Miclea

The possibility of using residue codes for implementing a dynamic frequency scaling scheme (DFS) in Digital System Processing architectures with adders and or multipliers in the critical path is explored. Adders and multipliers provide the basic functionality of arithmetic operations in a wide variety of Digital Signal Processing algorithms.

Published in:

Automation Quality and Testing Robotics (AQTR), 2012 IEEE International Conference on

Date of Conference:

24-27 May 2012