By Topic

Minimum logic of guaranteed single soft error resilience based on group distance-two code

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bao Liu ; Electr. & Comput. Eng. Dept., Univ. of Texas, San Antonio, TX, USA ; Lu Wang

Nanoscale VLSI design faces unprecedented reliability challenges in the presence of prevalent catastrophic defects, soft errors and parametric variations. We construct minimum logic networks of guaranteed single soft error resilience by combining error detection and clock gating, and leveraging an existing fault-secure logic design technique, which is to construct group-sliced logic networks with outputs in group distance-two code. We propose two construction methods for minimum group distance-two code and minimum logic networks with outputs in a group distance-two code, respectively. Our experimental results show that we achieve guaranteed single soft error resilient logic networks of an average of 1.63× area, 1.63× critical path delay, and 2.17× power consumption, while DMR achieves an average of 2.12× area, 1.26× critical path delay, and 2.79× power consumption compared with the minimum area design.

Published in:

IC Design & Technology (ICICDT), 2012 IEEE International Conference on

Date of Conference:

May 30 2012-June 1 2012