Multi-VT ultra-low-power FPGA implementation in 65nm CMOS technology

The development of sustainable and durable ultra-low-power SoC calls for flexibility integration in the design flow. Reconfigurable logic circumvents the intrinsic low speed performances of software processing in microcontrollers but FPGA fabrics to be embedded suffer from a high power overhead compared to dedicated ASICs. We show that, by combining a power-oriented implementation using multi-V
_T
, a careful repartition of different MOS flavors, and an aggressive scaling of core voltage, the dynamic power consumption can be reduced below 6μW/tile at 50MHz switching target and the leakage power consumption can be brought down below 0.5μW/tile. Simulation results show that a 16-bits multiplier, mapped onto the fabric developed with these techniques, is characterized by an energy per cycle as low as 2.5pJ.