By Topic

A NMOS bulk voltage trimming offset calibration technique for a 6-bit 5GS/s Flash ADC

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Vassou, C. ; Phys. Dept., Aristotle Univ. of Thessaloniki, Thessaloniki, Greece ; Mountrichas, L. ; Siskos, S.

In this work a new high-resolution offset cancellation technique based on bulk-voltage trimming is presented, which can be applied to Flash analog-to-digital converters (ADCs). The offset calibration is achieved by digitally adjusting the bulk voltages of the differential pairs of the preamplifier consisting of NMOS transistors in a triple well technology. Furthermore this technique minimizes the power consumption using only one power supply. A 6-bit, 5GS/s Flash ADC is implemented in 1.2V 90nm CMOS process. Using proposed calibration technique, an input-referred sigma offset of 0.09 LSB compared to 1.8 LSB without the calibration is achieved.

Published in:

Instrumentation and Measurement Technology Conference (I2MTC), 2012 IEEE International

Date of Conference:

13-16 May 2012