By Topic

Pipeline integration of neuro and fuzzy cache management techniques

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Hammami, O. ; Aizu Univ., Fukushima, Japan

We propose a neuro fuzzy control of cache memories and analyzes the integration of related fuzzy and neural hardware components in the architecture of a pipelined processor. This fuzzy and neural hardware is used to support on-chip cache management operations

Published in:

Fuzzy Systems, 1997., Proceedings of the Sixth IEEE International Conference on  (Volume:2 )

Date of Conference:

1-5 Jul 1997